riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
13 Commits 1 Branch 0 Tags
c311b6ec6348e469e6f7b26854928b1a30242dd4
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Alex Solomatnikov c311b6ec63 Added license
2017-02-07 15:58:04 -08:00
src/main/scala
Added license
2017-02-07 15:58:04 -08:00
vsrc
Initial commit.
2016-11-29 04:08:44 -08:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
Description
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
280 KiB
Languages
Scala 99.8%
Verilog 0.2%