riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
70 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
90d3931f5a
Go to file
Wesley W. Terpstra 90d3931f5a spi: add dts ranges field for memory mapped spi (#19)
2017-06-14 17:06:55 -07:00
src/main/scala spi: add dts ranges field for memory mapped spi (#19) 2017-06-14 17:06:55 -07:00
vsrc Initial commit. 2016-11-29 04:08:44 -08:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00