riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
15 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
72e4b60d81
Go to file
Alex Solomatnikov 72e4b60d81 Made regs 32-bit word aligned to match the rest of the system
2017-02-09 11:36:19 -08:00
src/main/scala Made regs 32-bit word aligned to match the rest of the system 2017-02-09 11:36:19 -08:00
vsrc Initial commit. 2016-11-29 04:08:44 -08:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00