riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
134 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
39287b9215
Go to file
Jack Koenig 39287b9215 Remove cloneTypes in favor of autoclonetype (#51) 
* Remove cloneTypes in favor of autoclonetype

* Consistently use private val for autoclonetype
2018-03-04 10:29:51 -08:00
src/main/scala Remove cloneTypes in favor of autoclonetype (#51) 2018-03-04 10:29:51 -08:00
vsrc Updates to go with the fpga-shells directory 2017-08-17 18:12:49 -07:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00