This website requires JavaScript.
Explore
Help
Sign In
riscv
/
sifive-blocks
Watch
1
Star
0
Fork
0
You've already forked sifive-blocks
Code
Releases
Activity
24
Commits
1
Branch
0
Tags
072d0c1b58e15933b344f79077cc62b9e73f0dd7
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Megan Wachs
072d0c1b58
Merge pull request
#2
from sifive/homogenous_bag_peripherals
...
Use HeterogenousBag to handle lists of peripherals
2017-02-16 18:45:48 -08:00
src/main
/scala
Use HomogenousBag to handle lists of peripherals
2017-02-16 17:52:24 -08:00
vsrc
Initial commit.
2016-11-29 04:08:44 -08:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
S
Description
Freedom RTL blocks (
https://github.com/sifive/sifive-blocks
)
280
KiB
Languages
Scala
99.8%
Verilog
0.2%