riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity

Adjust JTAG for rocket-chip changes

Browse Source
This commit is contained in:
Megan Wachs 2017-03-14 14:52:39 -07:00
parent 25356957fe
commit 77246eaada
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/devices/gpio/JTAG.scala
View File

@ -26,14 +26,15 @@ class JTAGPinsIO extends Bundle {
class JTAGGPIOPort()(implicit p: Parameters) extends Module {
val io = new Bundle {
val jtag = new JTAGIO()
// TODO: make this not hard-coded true.
val jtag = new JTAGIO(hasTRSTn = true)
val pins = new JTAGPinsIO()
}
io.jtag.TCK := GPIOInputPinCtrl(io.pins.TCK, pue = Bool(true)).asClock
io.jtag.TMS := GPIOInputPinCtrl(io.pins.TMS, pue = Bool(true))
io.jtag.TDI := GPIOInputPinCtrl(io.pins.TDI, pue = Bool(true))
io.jtag.TRSTn := GPIOInputPinCtrl(io.pins.TRSTn, pue = Bool(true))
io.jtag.TRSTn.get := GPIOInputPinCtrl(io.pins.TRSTn, pue = Bool(true))
GPIOOutputPinCtrl(io.pins.TDO, io.jtag.TDO.data)
io.pins.TDO.o.oe := io.jtag.TDO.driven