riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity

Renamed ShiftReg to ShiftRegister

Browse Source
This commit is contained in:
Shreesha Srinath 2017-08-17 18:22:51 -07:00
parent 7035ccc431
commit 249c23e617
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/util/ShiftReg.scala → src/main/scala/util/ShiftRegister.scala
View File

@ -10,6 +10,9 @@ object ShiftRegisterInit {
} }
} }
// Similar to the Chisel ShiftRegister but allows the user to suggest a
// name to the registers within the module that get instantiated
object ShiftRegister object ShiftRegister
{ {
/** Returns the n-cycle delayed version of the input signal. /** Returns the n-cycle delayed version of the input signal.