Import sd breakout board

This commit is contained in:
Klemens Schölhorn 2018-05-14 21:52:09 +02:00
commit 9d36d30fe7
5 changed files with 596 additions and 0 deletions

24
.gitignore vendored Normal file
View File

@ -0,0 +1,24 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv
# Plots
*.pdf

61
sd_breakout-cache.lib Normal file
View File

@ -0,0 +1,61 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# CONN_01X04
#
DEF CONN_01X04 P 0 40 Y N 1 F N
F0 "P" 0 250 50 H V C CNN
F1 "CONN_01X04" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
Pin_Header_Straight_1X04
Pin_Header_Angled_1X04
Socket_Strip_Straight_1X04
Socket_Strip_Angled_1X04
$ENDFPLIST
DRAW
S -50 -145 10 -155 0 1 0 N
S -50 -45 10 -55 0 1 0 N
S -50 55 10 45 0 1 0 N
S -50 155 10 145 0 1 0 N
S -50 200 50 -200 0 1 0 N
X P1 1 -200 150 150 R 50 50 1 1 P
X P2 2 -200 50 150 R 50 50 1 1 P
X P3 3 -200 -50 150 R 50 50 1 1 P
X P4 4 -200 -150 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# microSD
#
DEF microSD U 0 40 Y Y 1 F N
F0 "U" 25 -500 60 H V C CNN
F1 "microSD" 0 500 60 H V C CNN
F2 "" -50 25 60 H V C CNN
F3 "" -50 25 60 H V C CNN
DRAW
T 0 275 -25 157 0 0 0 µSD Normal 1 C C
P 2 0 1 39 -135 -125 -65 -125 N
P 2 0 1 39 -135 -25 -65 -25 N
P 2 0 1 39 -125 -225 -75 -225 N
P 2 0 1 39 -125 -175 -75 -175 N
P 2 0 1 39 -125 -75 -75 -75 N
P 2 0 1 39 -125 25 -75 25 N
P 2 0 1 39 -125 75 -75 75 N
P 2 0 1 39 -125 125 -75 125 N
P 11 0 1 0 -175 175 0 175 100 275 225 275 225 225 300 225 350 275 600 275 600 -275 -175 -275 -175 175 N
P 12 0 1 0 -500 425 -100 425 500 425 500 275 600 275 600 -275 500 -275 500 -425 -50 -425 -500 -425 -500 0 -500 425 N
X DAT2 1 -700 350 200 R 50 50 1 1 I
X CD/DAT3 2 -700 250 200 R 50 50 1 1 I
X CMD 3 -700 150 200 R 50 50 1 1 I
X VDD 4 -700 50 200 R 50 50 1 1 I
X CLK 5 -700 -50 200 R 50 50 1 1 I
X GND 6 -700 -150 200 R 50 50 1 1 I
X DAT0 7 -700 -250 200 R 50 50 1 1 I
X DAT1 8 -700 -350 200 R 50 50 1 1 I
X Shield ~ 700 -350 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library

345
sd_breakout.kicad_pcb Normal file
View File

@ -0,0 +1,345 @@
(kicad_pcb (version 4) (host pcbnew 4.0.2+dfsg1-stable)
(general
(links 12)
(no_connects 0)
(area 145.974999 86.331666 184.679001 114.328333)
(thickness 1.6)
(drawings 4)
(tracks 26)
(zones 0)
(modules 3)
(nets 9)
)
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal hide)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.35)
(trace_clearance 0.2)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.2)
(segment_width 0.2)
(edge_width 0.15)
(via_size 0.6)
(via_drill 0.4)
(via_min_size 0.4)
(via_min_drill 0.3)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.15)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 2.032 1.7272)
(pad_drill 1.016)
(pad_to_mask_clearance 0.2)
(aux_axis_origin 0 0)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x00000_00000001)
(usegerberextensions false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15)
(hpglpenoverlay 2)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 4)
(mirror true)
(drillshape 1)
(scaleselection 1)
(outputdirectory ""))
)
(net 0 "")
(net 1 "Net-(P1-Pad1)")
(net 2 "Net-(P1-Pad2)")
(net 3 "Net-(P1-Pad3)")
(net 4 "Net-(P1-Pad4)")
(net 5 "Net-(P2-Pad1)")
(net 6 "Net-(P2-Pad2)")
(net 7 "Net-(P2-Pad3)")
(net 8 "Net-(P2-Pad4)")
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.35)
(via_dia 0.6)
(via_drill 0.4)
(uvia_dia 0.3)
(uvia_drill 0.1)
(add_net "Net-(P1-Pad1)")
(add_net "Net-(P1-Pad2)")
(add_net "Net-(P1-Pad3)")
(add_net "Net-(P1-Pad4)")
(add_net "Net-(P2-Pad1)")
(add_net "Net-(P2-Pad2)")
(add_net "Net-(P2-Pad3)")
(add_net "Net-(P2-Pad4)")
)
(module Pin_Headers:Pin_Header_Straight_1x04 (layer B.Cu) (tedit 5AEB2850) (tstamp 5AEB2723)
(at 160.02 91.44 90)
(descr "Through hole pin header")
(tags "pin header")
(path /5AEB264D)
(fp_text reference P1 (at 0 5.1 90) (layer B.SilkS)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_text value CONN_01X04 (at 0 3.1 90) (layer B.Fab)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_line (start -1.75 1.75) (end -1.75 -9.4) (layer B.CrtYd) (width 0.05))
(fp_line (start 1.75 1.75) (end 1.75 -9.4) (layer B.CrtYd) (width 0.05))
(fp_line (start -1.75 1.75) (end 1.75 1.75) (layer B.CrtYd) (width 0.05))
(fp_line (start -1.75 -9.4) (end 1.75 -9.4) (layer B.CrtYd) (width 0.05))
(fp_line (start -1.27 -1.27) (end -1.27 -8.89) (layer B.SilkS) (width 0.15))
(fp_line (start 1.27 -1.27) (end 1.27 -8.89) (layer B.SilkS) (width 0.15))
(fp_line (start 1.55 1.55) (end 1.55 0) (layer B.SilkS) (width 0.15))
(fp_line (start -1.27 -8.89) (end 1.27 -8.89) (layer B.SilkS) (width 0.15))
(fp_line (start 1.27 -1.27) (end -1.27 -1.27) (layer B.SilkS) (width 0.15))
(fp_line (start -1.55 0) (end -1.55 1.55) (layer B.SilkS) (width 0.15))
(fp_line (start -1.55 1.55) (end 1.55 1.55) (layer B.SilkS) (width 0.15))
(pad 1 thru_hole oval (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 1 "Net-(P1-Pad1)"))
(pad 2 thru_hole oval (at 0 -2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 2 "Net-(P1-Pad2)"))
(pad 3 thru_hole oval (at 0 -5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 3 "Net-(P1-Pad3)"))
(pad 4 thru_hole oval (at 0 -7.62 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 4 "Net-(P1-Pad4)"))
(model Pin_Headers.3dshapes/Pin_Header_Straight_1x04.wrl
(at (xyz 0 -0.15 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 90))
)
)
(module Pin_Headers:Pin_Header_Straight_1x04 (layer B.Cu) (tedit 5AEB2846) (tstamp 5AEB272B)
(at 152.4 109.22 270)
(descr "Through hole pin header")
(tags "pin header")
(path /5AEB2698)
(fp_text reference P2 (at 0 5.1 270) (layer B.SilkS)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_text value CONN_01X04 (at 0 3.1 270) (layer B.Fab)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_line (start -1.75 1.75) (end -1.75 -9.4) (layer B.CrtYd) (width 0.05))
(fp_line (start 1.75 1.75) (end 1.75 -9.4) (layer B.CrtYd) (width 0.05))
(fp_line (start -1.75 1.75) (end 1.75 1.75) (layer B.CrtYd) (width 0.05))
(fp_line (start -1.75 -9.4) (end 1.75 -9.4) (layer B.CrtYd) (width 0.05))
(fp_line (start -1.27 -1.27) (end -1.27 -8.89) (layer B.SilkS) (width 0.15))
(fp_line (start 1.27 -1.27) (end 1.27 -8.89) (layer B.SilkS) (width 0.15))
(fp_line (start 1.55 1.55) (end 1.55 0) (layer B.SilkS) (width 0.15))
(fp_line (start -1.27 -8.89) (end 1.27 -8.89) (layer B.SilkS) (width 0.15))
(fp_line (start 1.27 -1.27) (end -1.27 -1.27) (layer B.SilkS) (width 0.15))
(fp_line (start -1.55 0) (end -1.55 1.55) (layer B.SilkS) (width 0.15))
(fp_line (start -1.55 1.55) (end 1.55 1.55) (layer B.SilkS) (width 0.15))
(pad 1 thru_hole oval (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 5 "Net-(P2-Pad1)"))
(pad 2 thru_hole rect (at 0 -2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 6 "Net-(P2-Pad2)"))
(pad 3 thru_hole oval (at 0 -5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 7 "Net-(P2-Pad3)"))
(pad 4 thru_hole oval (at 0 -7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS)
(net 8 "Net-(P2-Pad4)"))
(model Pin_Headers.3dshapes/Pin_Header_Straight_1x04.wrl
(at (xyz 0 -0.15 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 90))
)
)
(module footprints:microSDSpring (layer F.Cu) (tedit 5AEB23DD) (tstamp 5AEB273B)
(at 147.828 105.873)
(path /5AEB28C2)
(fp_text reference U1 (at 7.112 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value microSD (at 6.604 -11.176) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 16.764 -10.668) (end 15.748 -10.668) (layer F.SilkS) (width 0.15))
(fp_line (start 16.256 -12.7) (end 16.764 -12.7) (layer F.SilkS) (width 0.15))
(fp_line (start 16.764 -12.7) (end 16.764 -10.668) (layer F.SilkS) (width 0.15))
(fp_arc (start 36.576 -4.572) (end 15.748 1.524) (angle 32.62770306) (layer F.SilkS) (width 0.15))
(fp_line (start 0.508 1.524) (end 15.748 1.524) (layer F.SilkS) (width 0.15))
(fp_line (start 0.508 -12.7) (end 0.508 1.524) (layer F.SilkS) (width 0.15))
(fp_line (start 16.256 -12.7) (end 0.508 -12.7) (layer F.SilkS) (width 0.15))
(pad 6 smd rect (at 0.7 -0.875) (size 1.4 1.75) (layers F.Cu F.Paste F.Mask)
(net 6 "Net-(P2-Pad2)"))
(pad 6 smd rect (at 0.7 -6.675) (size 1.4 1.75) (layers F.Cu F.Paste F.Mask)
(net 6 "Net-(P2-Pad2)"))
(pad 6 smd rect (at 15.075 0.7 90) (size 1.4 1.75) (layers F.Cu F.Paste F.Mask)
(net 6 "Net-(P2-Pad2)"))
(pad 6 smd rect (at 15.95 -12.4 90) (size 1.4 1.75) (layers F.Cu F.Paste F.Mask)
(net 6 "Net-(P2-Pad2)"))
(pad 8 smd rect (at 12.45 0 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 8 "Net-(P2-Pad4)") (solder_mask_margin 0.1) (clearance 0.05))
(pad 7 smd rect (at 12.45 -1.1 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 7 "Net-(P2-Pad3)") (solder_mask_margin 0.1) (clearance 0.1))
(pad 6 smd rect (at 12.446 -2.2 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 6 "Net-(P2-Pad2)") (solder_mask_margin 0.1) (clearance 0.1))
(pad 5 smd rect (at 12.446 -3.3 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 5 "Net-(P2-Pad1)") (solder_mask_margin 0.1) (clearance 0.1))
(pad 4 smd rect (at 12.446 -4.4 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 4 "Net-(P1-Pad4)") (solder_mask_margin 0.1) (clearance 0.1))
(pad 3 smd rect (at 12.446 -5.5 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 3 "Net-(P1-Pad3)") (solder_mask_margin 0.1) (clearance 0.1))
(pad 2 smd rect (at 12.446 -6.6 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 2 "Net-(P1-Pad2)") (solder_mask_margin 0.1) (clearance 0.1))
(pad 1 smd rect (at 12.446 -7.7 180) (size 1.5 0.7) (layers F.Cu F.Paste F.Mask)
(net 1 "Net-(P1-Pad1)") (solder_mask_margin 0.1) (clearance 0.1))
)
(gr_line (start 146.05 112.395) (end 146.05 88.265) (layer Edge.Cuts) (width 0.15))
(gr_line (start 166.37 112.395) (end 146.05 112.395) (layer Edge.Cuts) (width 0.15))
(gr_line (start 166.37 88.265) (end 166.37 112.395) (layer Edge.Cuts) (width 0.15))
(gr_line (start 146.05 88.265) (end 166.37 88.265) (layer Edge.Cuts) (width 0.15))
(segment (start 160.274 98.173) (end 160.274 91.694) (width 0.35) (layer F.Cu) (net 1))
(segment (start 160.274 91.694) (end 160.02 91.44) (width 0.25) (layer F.Cu) (net 1))
(segment (start 160.274 99.273) (end 159.274 99.273) (width 0.35) (layer F.Cu) (net 2))
(segment (start 157.48 92.706) (end 157.48 91.44) (width 0.35) (layer F.Cu) (net 2))
(segment (start 157.48 97.479) (end 157.48 92.706) (width 0.35) (layer F.Cu) (net 2))
(segment (start 159.274 99.273) (end 157.48 97.479) (width 0.35) (layer F.Cu) (net 2))
(segment (start 160.274 100.373) (end 159.274 100.373) (width 0.35) (layer F.Cu) (net 3))
(segment (start 154.94 92.706) (end 154.94 91.44) (width 0.35) (layer F.Cu) (net 3))
(segment (start 154.94 96.039) (end 154.94 92.706) (width 0.35) (layer F.Cu) (net 3))
(segment (start 159.274 100.373) (end 154.94 96.039) (width 0.35) (layer F.Cu) (net 3))
(segment (start 160.274 101.473) (end 159.274 101.473) (width 0.35) (layer F.Cu) (net 4))
(segment (start 152.4 92.706) (end 152.4 91.44) (width 0.35) (layer F.Cu) (net 4))
(segment (start 152.4 94.599) (end 152.4 92.706) (width 0.35) (layer F.Cu) (net 4))
(segment (start 159.274 101.473) (end 152.4 94.599) (width 0.35) (layer F.Cu) (net 4))
(segment (start 160.274 102.573) (end 158.8946 102.573) (width 0.35) (layer F.Cu) (net 5))
(segment (start 158.8946 102.573) (end 152.4 109.0676) (width 0.35) (layer F.Cu) (net 5))
(segment (start 152.4 109.0676) (end 152.4 109.22) (width 0.25) (layer F.Cu) (net 5))
(segment (start 160.274 103.673) (end 159.221 103.673) (width 0.35) (layer F.Cu) (net 6))
(segment (start 159.221 103.673) (end 154.94 107.954) (width 0.35) (layer F.Cu) (net 6))
(segment (start 154.94 107.954) (end 154.94 109.22) (width 0.35) (layer F.Cu) (net 6))
(segment (start 160.278 104.773) (end 159.278 104.773) (width 0.35) (layer F.Cu) (net 7))
(segment (start 157.48 107.954) (end 157.48 109.22) (width 0.35) (layer F.Cu) (net 7))
(segment (start 157.48 106.571) (end 157.48 107.954) (width 0.35) (layer F.Cu) (net 7))
(segment (start 159.278 104.773) (end 157.48 106.571) (width 0.35) (layer F.Cu) (net 7))
(segment (start 160.278 105.873) (end 160.278 108.962) (width 0.35) (layer F.Cu) (net 8))
(segment (start 160.278 108.962) (end 160.02 109.22) (width 0.25) (layer F.Cu) (net 8))
(zone (net 6) (net_name "Net-(P2-Pad2)") (layer F.Cu) (tstamp 0) (hatch edge 0.508)
(connect_pads (clearance 0.508))
(min_thickness 0.254)
(fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
(polygon
(pts
(xy 146.685 88.9) (xy 146.685 111.76) (xy 165.735 111.76) (xy 165.735 88.9)
)
)
(filled_polygon
(pts
(xy 165.608 111.633) (xy 146.812 111.633) (xy 146.812 105.28375) (xy 147.193 105.28375) (xy 147.193 105.99931)
(xy 147.289673 106.232699) (xy 147.468302 106.411327) (xy 147.701691 106.508) (xy 148.24225 106.508) (xy 148.401 106.34925)
(xy 148.401 105.125) (xy 148.655 105.125) (xy 148.655 106.34925) (xy 148.81375 106.508) (xy 149.354309 106.508)
(xy 149.587698 106.411327) (xy 149.766327 106.232699) (xy 149.863 105.99931) (xy 149.863 105.28375) (xy 149.70425 105.125)
(xy 148.655 105.125) (xy 148.401 105.125) (xy 147.35175 105.125) (xy 147.193 105.28375) (xy 146.812 105.28375)
(xy 146.812 103.99669) (xy 147.193 103.99669) (xy 147.193 104.71225) (xy 147.35175 104.871) (xy 148.401 104.871)
(xy 148.401 103.64675) (xy 148.655 103.64675) (xy 148.655 104.871) (xy 149.70425 104.871) (xy 149.863 104.71225)
(xy 149.863 103.99669) (xy 149.766327 103.763301) (xy 149.587698 103.584673) (xy 149.354309 103.488) (xy 148.81375 103.488)
(xy 148.655 103.64675) (xy 148.401 103.64675) (xy 148.24225 103.488) (xy 147.701691 103.488) (xy 147.468302 103.584673)
(xy 147.289673 103.763301) (xy 147.193 103.99669) (xy 146.812 103.99669) (xy 146.812 99.48375) (xy 147.193 99.48375)
(xy 147.193 100.19931) (xy 147.289673 100.432699) (xy 147.468302 100.611327) (xy 147.701691 100.708) (xy 148.24225 100.708)
(xy 148.401 100.54925) (xy 148.401 99.325) (xy 148.655 99.325) (xy 148.655 100.54925) (xy 148.81375 100.708)
(xy 149.354309 100.708) (xy 149.587698 100.611327) (xy 149.766327 100.432699) (xy 149.863 100.19931) (xy 149.863 99.48375)
(xy 149.70425 99.325) (xy 148.655 99.325) (xy 148.401 99.325) (xy 147.35175 99.325) (xy 147.193 99.48375)
(xy 146.812 99.48375) (xy 146.812 98.19669) (xy 147.193 98.19669) (xy 147.193 98.91225) (xy 147.35175 99.071)
(xy 148.401 99.071) (xy 148.401 97.84675) (xy 148.655 97.84675) (xy 148.655 99.071) (xy 149.70425 99.071)
(xy 149.863 98.91225) (xy 149.863 98.19669) (xy 149.766327 97.963301) (xy 149.587698 97.784673) (xy 149.354309 97.688)
(xy 148.81375 97.688) (xy 148.655 97.84675) (xy 148.401 97.84675) (xy 148.24225 97.688) (xy 147.701691 97.688)
(xy 147.468302 97.784673) (xy 147.289673 97.963301) (xy 147.193 98.19669) (xy 146.812 98.19669) (xy 146.812 91.255255)
(xy 150.9014 91.255255) (xy 150.9014 91.624745) (xy 151.015474 92.198234) (xy 151.34033 92.684415) (xy 151.59 92.851239)
(xy 151.59 94.599) (xy 151.651658 94.908974) (xy 151.827244 95.171756) (xy 158.521994 101.866507) (xy 158.453235 101.912451)
(xy 158.321843 102.000244) (xy 152.721485 107.600602) (xy 152.4 107.536655) (xy 151.826511 107.650729) (xy 151.34033 107.975585)
(xy 151.015474 108.461766) (xy 150.9014 109.035255) (xy 150.9014 109.404745) (xy 151.015474 109.978234) (xy 151.34033 110.464415)
(xy 151.826511 110.789271) (xy 152.4 110.903345) (xy 152.973489 110.789271) (xy 153.45967 110.464415) (xy 153.4745 110.44222)
(xy 153.538073 110.595698) (xy 153.716701 110.774327) (xy 153.95009 110.871) (xy 154.65425 110.871) (xy 154.813 110.71225)
(xy 154.813 109.347) (xy 154.793 109.347) (xy 154.793 109.093) (xy 154.813 109.093) (xy 154.813 109.073)
(xy 155.067 109.073) (xy 155.067 109.093) (xy 155.087 109.093) (xy 155.087 109.347) (xy 155.067 109.347)
(xy 155.067 110.71225) (xy 155.22575 110.871) (xy 155.92991 110.871) (xy 156.163299 110.774327) (xy 156.341927 110.595698)
(xy 156.4055 110.44222) (xy 156.42033 110.464415) (xy 156.906511 110.789271) (xy 157.48 110.903345) (xy 158.053489 110.789271)
(xy 158.53967 110.464415) (xy 158.75 110.149634) (xy 158.96033 110.464415) (xy 159.446511 110.789271) (xy 160.02 110.903345)
(xy 160.593489 110.789271) (xy 161.07967 110.464415) (xy 161.404526 109.978234) (xy 161.5186 109.404745) (xy 161.5186 109.035255)
(xy 161.404526 108.461766) (xy 161.088 107.988052) (xy 161.088 106.85915) (xy 161.263317 106.826162) (xy 161.459375 106.700002)
(xy 161.551748 106.700002) (xy 161.393 106.85875) (xy 161.393 107.399309) (xy 161.489673 107.632698) (xy 161.668301 107.811327)
(xy 161.90169 107.908) (xy 162.61725 107.908) (xy 162.776 107.74925) (xy 162.776 106.7) (xy 163.03 106.7)
(xy 163.03 107.74925) (xy 163.18875 107.908) (xy 163.90431 107.908) (xy 164.137699 107.811327) (xy 164.316327 107.632698)
(xy 164.413 107.399309) (xy 164.413 106.85875) (xy 164.25425 106.7) (xy 163.03 106.7) (xy 162.776 106.7)
(xy 162.756 106.7) (xy 162.756 106.446) (xy 162.776 106.446) (xy 162.776 105.39675) (xy 163.03 105.39675)
(xy 163.03 106.446) (xy 164.25425 106.446) (xy 164.413 106.28725) (xy 164.413 105.746691) (xy 164.316327 105.513302)
(xy 164.137699 105.334673) (xy 163.90431 105.238) (xy 163.18875 105.238) (xy 163.03 105.39675) (xy 162.776 105.39675)
(xy 162.61725 105.238) (xy 161.90169 105.238) (xy 161.668301 105.334673) (xy 161.644485 105.358489) (xy 161.636426 105.315658)
(xy 161.67544 105.123) (xy 161.67544 104.423) (xy 161.634893 104.20751) (xy 161.659 104.14931) (xy 161.659 103.95875)
(xy 161.50025 103.8) (xy 161.148688 103.8) (xy 161.028 103.77556) (xy 160.127 103.77556) (xy 160.127 103.57044)
(xy 161.024 103.57044) (xy 161.153887 103.546) (xy 161.50025 103.546) (xy 161.659 103.38725) (xy 161.659 103.19669)
(xy 161.63013 103.126993) (xy 161.67144 102.923) (xy 161.67144 102.223) (xy 161.632426 102.015658) (xy 161.67144 101.823)
(xy 161.67144 101.123) (xy 161.632426 100.915658) (xy 161.67144 100.723) (xy 161.67144 100.023) (xy 161.632426 99.815658)
(xy 161.67144 99.623) (xy 161.67144 98.923) (xy 161.632426 98.715658) (xy 161.67144 98.523) (xy 161.67144 97.823)
(xy 161.627162 97.587683) (xy 161.48809 97.371559) (xy 161.27589 97.226569) (xy 161.084 97.18771) (xy 161.084 93.75875)
(xy 162.268 93.75875) (xy 162.268 94.299309) (xy 162.364673 94.532698) (xy 162.543301 94.711327) (xy 162.77669 94.808)
(xy 163.49225 94.808) (xy 163.651 94.64925) (xy 163.651 93.6) (xy 163.905 93.6) (xy 163.905 94.64925)
(xy 164.06375 94.808) (xy 164.77931 94.808) (xy 165.012699 94.711327) (xy 165.191327 94.532698) (xy 165.288 94.299309)
(xy 165.288 93.75875) (xy 165.12925 93.6) (xy 163.905 93.6) (xy 163.651 93.6) (xy 162.42675 93.6)
(xy 162.268 93.75875) (xy 161.084 93.75875) (xy 161.084 92.677935) (xy 161.104876 92.646691) (xy 162.268 92.646691)
(xy 162.268 93.18725) (xy 162.42675 93.346) (xy 163.651 93.346) (xy 163.651 92.29675) (xy 163.905 92.29675)
(xy 163.905 93.346) (xy 165.12925 93.346) (xy 165.288 93.18725) (xy 165.288 92.646691) (xy 165.191327 92.413302)
(xy 165.012699 92.234673) (xy 164.77931 92.138) (xy 164.06375 92.138) (xy 163.905 92.29675) (xy 163.651 92.29675)
(xy 163.49225 92.138) (xy 162.77669 92.138) (xy 162.543301 92.234673) (xy 162.364673 92.413302) (xy 162.268 92.646691)
(xy 161.104876 92.646691) (xy 161.404526 92.198234) (xy 161.5186 91.624745) (xy 161.5186 91.255255) (xy 161.404526 90.681766)
(xy 161.07967 90.195585) (xy 160.593489 89.870729) (xy 160.02 89.756655) (xy 159.446511 89.870729) (xy 158.96033 90.195585)
(xy 158.75 90.510366) (xy 158.53967 90.195585) (xy 158.053489 89.870729) (xy 157.48 89.756655) (xy 156.906511 89.870729)
(xy 156.42033 90.195585) (xy 156.21 90.510366) (xy 155.99967 90.195585) (xy 155.513489 89.870729) (xy 154.94 89.756655)
(xy 154.366511 89.870729) (xy 153.88033 90.195585) (xy 153.67 90.510366) (xy 153.45967 90.195585) (xy 152.973489 89.870729)
(xy 152.4 89.756655) (xy 151.826511 89.870729) (xy 151.34033 90.195585) (xy 151.015474 90.681766) (xy 150.9014 91.255255)
(xy 146.812 91.255255) (xy 146.812 89.027) (xy 165.608 89.027)
)
)
)
)

61
sd_breakout.pro Normal file
View File

@ -0,0 +1,61 @@
update=Do 03 Mai 2018 15:59:40 CEST
version=1
last_client=kicad
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[general]
version=1
[eeschema]
version=1
LibDir=
[eeschema/libraries]
LibName1=power
LibName2=device
LibName3=transistors
LibName4=conn
LibName5=linear
LibName6=regul
LibName7=74xx
LibName8=cmos4000
LibName9=adc-dac
LibName10=memory
LibName11=xilinx
LibName12=microcontrollers
LibName13=dsp
LibName14=microchip
LibName15=analog_switches
LibName16=motorola
LibName17=texas
LibName18=intel
LibName19=audio
LibName20=interface
LibName21=digital-audio
LibName22=philips
LibName23=display
LibName24=cypress
LibName25=siliconi
LibName26=opto
LibName27=atmel
LibName28=contrib
LibName29=valves
LibName30=/u/mai11bqv/repos/kicad_libs/symbols/microSD

105
sd_breakout.sch Normal file
View File

@ -0,0 +1,105 @@
EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:microSD
LIBS:sd_breakout-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
4150 3150 4350 3150
Wire Wire Line
4150 3250 4350 3250
Wire Wire Line
4150 3350 4350 3350
Wire Wire Line
4150 3450 4350 3450
Wire Wire Line
4150 3550 4350 3550
Wire Wire Line
4150 3750 4350 3750
Wire Wire Line
4150 3850 4350 3850
Wire Wire Line
4150 3650 4350 3650
Wire Wire Line
4250 3650 4250 4050
Connection ~ 4250 3650
Wire Wire Line
4250 4050 5800 4050
Wire Wire Line
5800 4050 5800 3850
Wire Wire Line
5800 3850 5750 3850
$Comp
L CONN_01X04 P1
U 1 1 5AEB264D
P 3950 3300
F 0 "P1" H 4100 3300 50 0000 C CNN
F 1 "CONN_01X04" V 4050 3300 50 0001 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_1x04" H 3950 3300 50 0001 C CNN
F 3 "" H 3950 3300 50 0000 C CNN
1 3950 3300
-1 0 0 -1
$EndComp
$Comp
L CONN_01X04 P2
U 1 1 5AEB2698
P 3950 3700
F 0 "P2" H 4100 3700 50 0000 C CNN
F 1 "CONN_01X04" V 4050 3700 50 0001 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_1x04" H 3950 3700 50 0001 C CNN
F 3 "" H 3950 3700 50 0000 C CNN
1 3950 3700
-1 0 0 -1
$EndComp
$Comp
L microSD U1
U 1 1 5AEB28C2
P 5050 3500
F 0 "U1" H 5075 3000 60 0000 C CNN
F 1 "microSD" H 5050 4000 60 0000 C CNN
F 2 "footprints:microSDSpring" H 5000 3525 60 0001 C CNN
F 3 "" H 5000 3525 60 0000 C CNN
1 5050 3500
1 0 0 -1
$EndComp
$EndSCHEMATC