Andrew Waterman
e72e5a34b5
Fix storage of SP values in DP registers
The SFMA was zero-extending the SP value to 65 bits, rather than filling the upper 32 bits with 1s. This meant that an FSD + FLD of that register would not restore the value properly. Also, minor code cleanup.
Description
Languages
Scala
93.1%
C++
2.1%
Python
2%
Makefile
1.2%
Verilog
0.8%
Other
0.7%