riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
465 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
e3726c4db0
Go to file
Andrew Waterman e3726c4db0 fix control bug in LLC 
structural hazard on tag ram caused deadlock
2012-08-03 18:59:37 -07:00
rocket/src/main/scala fix control bug in LLC 2012-08-03 18:59:37 -07:00