riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
80 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
d65e1a2eee
Go to file
Andrew Waterman d65e1a2eee vlsi verilog compiles now but doesn't simulate
2011-12-20 22:08:27 -08:00
rocket/src/main/scala vlsi verilog compiles now but doesn't simulate 2011-12-20 22:08:27 -08:00