This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
rocket-chip
/
src
/
main
/
scala
History
Schuyler Eldridge
cfd49f87c1
Use longname for ElaborationArtefact emission
...
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>
2018-01-15 16:55:13 -05:00
..
amba
Error device: require explicit control of atomic and transfer sizes
2017-12-08 13:41:09 -08:00
config
config: fix warning
2017-09-22 14:58:36 -07:00
coreplex
Link PlusArg to emulator command line options
2018-01-15 14:32:55 -05:00
devices
Merge remote-tracking branch 'origin/master' into refactored_rbb
2018-01-08 09:11:27 -08:00
diplomacy
tile: BaseTile refactor, pt 1
2017-12-26 11:04:15 -08:00
groundtest
tile: BaseTileModule => BaseTileModuleImp
2018-01-02 17:55:54 -08:00
interrupts
diplomacy: provide a val name for all LazyModule constructions
2017-12-01 11:28:21 -08:00
jtag
JTAG: Revert to Chisel._ for Issue 1160 (
#1161
)
2017-12-18 21:02:31 -08:00
regmapper
Allow rwReg to pass name and description to RegField for documentation.
2018-01-05 16:59:58 -08:00
rocket
Link PlusArg to emulator command line options
2018-01-15 14:32:55 -05:00
system
Add in a SimJTAG to connect to OpenOCD's remote-bitbang interface.
2018-01-05 16:02:52 -08:00
tile
tile: intSinkNode belongs in HasExternalInterrupts
2018-01-08 19:38:10 -08:00
tilelink
Link PlusArg to emulator command line options
2018-01-15 14:32:55 -05:00
unittest
unittest: add an API for describing LazyModule unit tests
2017-12-01 11:26:59 -08:00
util
Use longname for ElaborationArtefact emission
2018-01-15 16:55:13 -05:00