Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0 Fork 0
Code Releases Activity
646 Commits 1 Branch 0 Tags
cee0cf345ed20e6918926ddd3104bec2c2e720df
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Megan Wachs cee0cf345e [debug] Update Debug ROM contents to write F..F to RAM in case of exception
2016-06-09 14:05:30 -07:00
uncore
[debug] Update Debug ROM contents to write F..F to RAM in case of exception
2016-06-09 14:05:30 -07:00
S
Description
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
13 MiB
0 Stars 1 Watchers 0 Forks
Languages
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
Powered by Gitea Version: 28.2.0 Page: 136ms Template: 83ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API