Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
cb3529bbc35df2cfc8fcdba0cf948883133c0a0e
rocket-chip/src/main/scala/tile
T
History
Wesley W. Terpstra eadf4e9fcc Revert "tile: add option for tile boundary buffers"
This reverts commit b64b87ad07.

The crossings already have buffering in those places where it was
appropriate. Adding more does not help flow through paths.
2017-07-29 00:03:24 -07:00
..
BaseTile.scala
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
2017-07-07 10:48:16 -07:00
Core.scala
Perform some control-flow transfers within the Frontend
2017-07-25 15:19:16 -07:00
FPU.scala
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
2017-07-07 10:48:16 -07:00
Interrupts.scala
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
2017-07-07 10:48:16 -07:00
L1Cache.scala
Combine Coreplex and System Module Hierarchies (#875)
2017-07-23 08:31:04 -07:00
LazyRoCC.scala
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
2017-07-07 10:48:16 -07:00
RocketTile.scala
Revert "tile: add option for tile boundary buffers"
2017-07-29 00:03:24 -07:00
Powered by Gitea Version: 1.27.3 Page: 34ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API