Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
cb0c2df051b2fec1420a2dc094ecf1dc556a14db
rocket-chip/vsim
T
History
Howard Mao bbf14ddc01 use definitions in consts header whenever possible
2015-11-05 10:48:32 -08:00
..
.gitignore
update for rocket-chip release
2014-08-31 20:26:55 -07:00
Makefile
Streamline makefiles for more robust test dependency generation. Note: emulator/generated-src-debug no longer used
2015-07-28 00:24:07 -07:00
Makefrag
use definitions in consts header whenever possible
2015-11-05 10:48:32 -08:00
Makefrag-verilog
add multichannel NASTI support in Verilog testbench
2015-11-05 10:48:32 -08:00
vlsi_mem_gen
Massive update containing several months of changes from the now-defunct private chip repo.
2015-07-02 14:43:30 -07:00
Powered by Gitea Version: 1.27.1 Page: 30ms Template: 2ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API