riscv/rocket-chip: Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip) - rocket-chip - Tiband Gitea

riscv/rocket-chip

Go to file

Yunsup Lee c7235fecb5 further state optimization in CSRfile when not UseVM

2015-10-25 10:23:46 -07:00

further state optimization in CSRfile when not UseVM

2015-10-25 10:23:46 -07:00

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%