Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
c6f252a9136eb789f16a0daae18bdf266268fef9
rocket-chip/src/main/scala
T
History
Henry Cook c6f252a913 Remove Option from success flag in coreplex; just use a sane default.
2016-09-15 12:19:22 -07:00
..
coreplex
Remove Option from success flag in coreplex; just use a sane default.
2016-09-15 12:19:22 -07:00
groundtest
Move BootROM from Coreplex to Periphery
2016-09-14 16:09:59 -07:00
junctions
use named constants to set AXI resp, cache, and prot fields
2016-09-14 21:16:54 -07:00
rocket
Don't route PLIC interrupts through PRCI
2016-09-14 11:01:05 -07:00
rocketchip
Remove Option from success flag in coreplex; just use a sane default.
2016-09-15 12:19:22 -07:00
uncore
merge ClientTileLinkEnqueuer and ClientUncachedTileLinkEnqueuer objects into TileLinkEnqueuer
2016-09-14 21:36:27 -07:00
unittest
[junctions] Removes the obsoleted SMI.
2016-09-14 20:06:22 -07:00
util
move tilelink-agnostic counters from uncore to util package
2016-09-13 20:47:05 -07:00
Powered by Gitea Version: 1.27.1 Page: 32ms Template: 4ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API