Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
c3ddff809b9ee77823d67b97e27a3ddd08f39848
rocket-chip/src/main/scala/rocketchip
T
History
Andrew Waterman c3ddff809b Move PRCI from Coreplex to always-on block, where it belongs
2016-09-14 11:01:05 -07:00
..
Configs.scala
allow configuration of simulation memory latency
2016-09-12 12:33:50 -07:00
DebugTransport.scala
junctions: refactor the Crossing type
2016-09-13 15:51:18 -07:00
Generator.scala
now able to add periphery devices through traits
2016-09-10 23:39:29 -07:00
Periphery.scala
Move PRCI from Coreplex to always-on block, where it belongs
2016-09-14 11:01:05 -07:00
TestConfigs.scala
First cut at refactoring unittests into a top-level utility. Individual tests co-located with their DUT. No functional changes.
2016-09-13 20:30:14 -07:00
TestHarness.scala
allow configuration of simulation memory latency
2016-09-12 12:33:50 -07:00
Top.scala
Move PRCI from Coreplex to always-on block, where it belongs
2016-09-14 11:01:05 -07:00
Utils.scala
Move PRCI from Coreplex to always-on block, where it belongs
2016-09-14 11:01:05 -07:00
Powered by Gitea Version: 1.27.1 Page: 12ms Template: 2ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API