riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
5 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
c3236e6ee6
Go to file
Andrew Waterman c3236e6ee6 add missing symlink and update uncore
2012-10-09 17:51:33 -07:00
chisel@f07a7ac65c rename hwacha -> riscv-hwacha, chisel, riscv-asm-tests-bmarks, and uncore tags 2012-10-01 19:12:18 -07:00
csrc everything to get emulator working 2012-10-01 19:30:11 -07:00
emulator everything to get emulator working 2012-10-01 19:30:11 -07:00
hardfloat@eae838000e initial commit, all the relevant submodules 2012-09-26 17:46:17 -07:00
project reference chip design 2012-10-09 13:05:56 -07:00
riscv-rocket@33e042fc78 reference chip design 2012-10-09 13:05:56 -07:00
src/main/scala reference chip design 2012-10-09 13:05:56 -07:00
uncore@8d18e762bc add missing symlink and update uncore 2012-10-09 17:51:33 -07:00
.gitmodules initial commit, all the relevant submodules 2012-09-26 17:46:17 -07:00
Makefrag everything to get emulator working 2012-10-01 19:30:11 -07:00
sbt-launch.jar everything to get emulator working 2012-10-01 19:30:11 -07:00