Andrew Waterman c09eeb7fd2 fix D$ next-state logic ...

it was using the CPU command from the wrong pipeline stage,
which was a don't-care with ThreeStateIncoherence.

2012-03-07 01:42:08 -08:00

rocket/src/main/scala

fix D$ next-state logic

2012-03-07 01:42:08 -08:00

S

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%