a0f3189c74
It turns out the Chisel C++ backend can't emit correct initialization code for a 128 bit wide NastiROM. Rather than trying to fix Chisel, I'm just going to hack up the backup memory port Verilog harness a bit more to make it work. Note that the backup memory port Verilog already couldn't take arbitrary parameters for MIF_*, so it's not like we're losing any flexibility here. |
||
---|---|---|
.. | ||
backup_mem.v | ||
rocketTestHarness.v | ||
ZscaleTestHarness.v |