riscv/rocket-chip: Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip) - rocket-chip - Tiband Gitea

riscv/rocket-chip

Go to file

Andrew Waterman a47eeb9571 retime D$ bypass into beginning of EX stage

2012-03-16 18:35:54 -07:00

rocket/src/main/scala

retime D$ bypass into beginning of EX stage

2012-03-16 18:35:54 -07:00

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%