Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
9ca82dd397490f2f9e5e2ed2dfdefea7abd1d039
rocket-chip/src/main/scala
T
History
Andrew Waterman 9ca82dd397 reset default MulDiv config to moderately fast default
Closes #228.

In commit 3f8c60bbd6 I inadvertently
changed the configuration while refactoring it.
2016-08-29 12:31:52 -07:00
..
coreplex
reset default MulDiv config to moderately fast default
2016-08-29 12:31:52 -07:00
groundtest
reorganize moving non-submodule packages into src/main/scala
2016-08-19 13:45:23 -07:00
junctions
JtagIO's DRV_TDO should be an INPUT
2016-08-19 16:38:03 -07:00
rocket
set missing port direction
2016-08-29 12:31:52 -07:00
rocketchip
Incorporate feedback to make the NExtPerhipheryInterrupts come from DeviceBlock itself
2016-08-26 10:40:39 -07:00
uncore
This commit adds Logic & test support for JTAG implementation of Debug Transport Module.
2016-08-19 16:08:31 -07:00
Powered by Gitea Version: 1.27.1 Page: 14ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API