1
0
Fork 0
rocket-chip/src/main/scala
Megan Wachs 8e6beb80be Add ucb-art/chisel-jtag (#612)
* jtag: Add ucb-art/chisel-jtag to junctions.

* jtag: Add missing Utils file for Tristate and NegativeEdgeLatch

* jtag: move to a top-level package
2017-03-26 18:03:21 -07:00
..
config Configs: use a uniform syntax without Match exceptions (#507) 2017-01-13 14:41:19 -08:00
coreplex coreplex: move buffers inside the coreplex 2017-03-24 22:54:48 -07:00
diplomacy GenerateBootROM: use compiled DTB 2017-03-24 18:18:01 -07:00
groundtest Fix groundtest to provide missing signals to TLB 2017-03-26 14:20:16 -07:00
jtag Add ucb-art/chisel-jtag (#612) 2017-03-26 18:03:21 -07:00
junctions Fixed Hasti can't handle N masters to one slave #571 (#576) 2017-03-13 20:36:53 -07:00
regmapper copyright: ran scripts/modify-copyright 2016-11-27 22:15:43 -08:00
rocket Express PMP mask generator using a carry chain 2017-03-26 14:20:16 -07:00
rocketchip coreplex: move buffers inside the coreplex 2017-03-24 22:54:48 -07:00
tile Bump hardfloat, giving us the 5th rounding mode finally! 2017-03-26 14:20:16 -07:00
uncore TLROM: use the smallest ROM implementation that works 2017-03-24 20:40:28 -07:00
unittest apb: put both aFlow options under regression 2017-03-16 15:36:14 -07:00
util Add performance counter facility 2017-03-09 13:58:50 -08:00