Andrew Waterman 8139f71dfb Work around Chisel2 bug ...

This code is correct, but Chisel2 erroneously flags it as a Chisel3
compatibility error because it looks like Vec(Reg) when factor=1.

2016-05-26 12:37:31 -07:00

uncore

Work around Chisel2 bug

2016-05-26 12:37:31 -07:00

S

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%