74b6a8d02b
* [rocket] Refactor Tile into cake pattern with traits * [rocket] cacheDataBits &etc in HasCoreParameters * [rocket] pass TLEdgeOut implicitly rather than relying on val edge in HasCoreParameters * [rocket] frontend and icache now diplomatic * [rocket] file name capitalization * [rocket] re-add hook for inserting externally-defined Cores * [rocket] add FPUCoreIO * [groundtest] move TL1 Config instances to where they are used * [unittest] remove legacy unit tests * [groundtest] remove legacy device tests
57 lines
1.6 KiB
Scala
57 lines
1.6 KiB
Scala
// See LICENSE.SiFive for license details.
|
|
|
|
package coreplex
|
|
|
|
import Chisel._
|
|
import config._
|
|
import diplomacy._
|
|
import rocket.{TileInterrupts, XLen}
|
|
import uncore.tilelink2._
|
|
import util.GenericParameterizedBundle
|
|
|
|
abstract class BareTile(implicit p: Parameters) extends LazyModule
|
|
|
|
abstract class BareTileBundle[+L <: BareTile](_outer: L) extends GenericParameterizedBundle(_outer) {
|
|
val outer = _outer
|
|
implicit val p = outer.p
|
|
}
|
|
|
|
abstract class BareTileModule[+L <: BareTile, +B <: BareTileBundle[L]](_outer: L, _io: () => B) extends LazyModuleImp(_outer) {
|
|
val outer = _outer
|
|
val io = _io ()
|
|
}
|
|
|
|
// Uses a tile-internal crossbar to provide a single TileLink master port
|
|
trait TileNetwork {
|
|
implicit val p: Parameters
|
|
val module: TileNetworkModule
|
|
val l1backend = LazyModule(new TLXbar)
|
|
val masterNodes = List(TLOutputNode())
|
|
masterNodes.head := l1backend.node
|
|
}
|
|
|
|
trait TileNetworkBundle {
|
|
val outer: TileNetwork
|
|
val master = outer.masterNodes.head.bundleOut
|
|
}
|
|
|
|
trait TileNetworkModule {
|
|
val outer: TileNetwork
|
|
val io: TileNetworkBundle
|
|
}
|
|
|
|
abstract class BaseTile(implicit p: Parameters) extends BareTile
|
|
with TileNetwork {
|
|
override lazy val module = new BaseTileModule(this, () => new BaseTileBundle(this))
|
|
}
|
|
|
|
class BaseTileBundle[+L <: BaseTile](_outer: L) extends BareTileBundle(_outer)
|
|
with TileNetworkBundle {
|
|
val hartid = UInt(INPUT, p(XLen))
|
|
val interrupts = new TileInterrupts()(p).asInput
|
|
val resetVector = UInt(INPUT, p(XLen))
|
|
}
|
|
|
|
class BaseTileModule[+L <: BaseTile, +B <: BaseTileBundle[L]](_outer: L, _io: () => B) extends BareTileModule(_outer, _io)
|
|
with TileNetworkModule
|