riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
185 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
7034c9be65
Go to file
Andrew Waterman 7034c9be65 new htif protocol and implementation 
You must update your fesvr and isasim!
2012-02-19 23:15:45 -08:00
rocket/src/main/scala new htif protocol and implementation 2012-02-19 23:15:45 -08:00