1
0
rocket-chip/uncore
Andrew Waterman 66cf690261 add L2$
It still has performance bugs but no correctness bugs AFAIK.
2012-07-10 05:23:29 -07:00
..
coherence.scala removing wires 2012-05-24 10:42:39 -07:00
llc.scala add L2$ 2012-07-10 05:23:29 -07:00
uncore.scala ioDecoupled -> FIFOIO, ioPipe -> PipeIO 2012-06-06 18:22:56 -07:00