Andrew Waterman 21ac28b57a Don't build verilog twice for emulator and emulator-debug ...

Since we aren't using chisel2, the output is the same either way.

2017-08-04 01:02:33 -07:00

3.1 KiB

Raw Blame History

View Raw