Andrew Waterman 631e3e2dd9 Make PRCI a singleton, not per-tile ...

Some stuff is densely packed in the address space (e.g. IPI regs),
so needs to be on the same TileLink slave port

2016-06-05 23:06:21 -07:00

uncore

Make PRCI a singleton, not per-tile

2016-06-05 23:06:21 -07:00

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%