riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
645 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
59f5358435
Go to file
Andrew Waterman 59f5358435 Implement AQ/RL; move fence logic out of cache
2013-09-12 16:07:30 -07:00
rocket/src/main/scala Implement AQ/RL; move fence logic out of cache 2013-09-12 16:07:30 -07:00