568bfa6c50
The SCR file is gone, too, because it was tightly coupled. The general concept could be revived as a module that somehow connects to the debug module. |
||
---|---|---|
.. | ||
.gitignore | ||
Makefile | ||
Makefrag | ||
Makefrag-verilog | ||
vlsi_mem_gen |