Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
565444c40e4e85ec5537b6a9e153a7b81121704f
rocket-chip/src/main/scala
T
History
Andrew Waterman 565444c40e Make UnitTestCoreplex cope with an external MMIO network
2016-09-14 12:19:21 -07:00
..
coreplex
Make UnitTestCoreplex cope with an external MMIO network
2016-09-14 12:19:21 -07:00
groundtest
move junctions utils into top-level utils package
2016-09-13 20:47:04 -07:00
junctions
Work around https://github.com/ucb-bar/firrtl/issues/299
2016-09-14 11:47:10 -07:00
rocket
Don't route PLIC interrupts through PRCI
2016-09-14 11:01:05 -07:00
rocketchip
Move PRCI from Coreplex to always-on block, where it belongs
2016-09-14 11:01:05 -07:00
uncore
Don't route PLIC interrupts through PRCI
2016-09-14 11:01:05 -07:00
unittest
First cut at refactoring unittests into a top-level utility. Individual tests co-located with their DUT. No functional changes.
2016-09-13 20:30:14 -07:00
util
move tilelink-agnostic counters from uncore to util package
2016-09-13 20:47:05 -07:00
Powered by Gitea Version: 1.27.1 Page: 27ms Template: 4ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API