Andrew Waterman 51e0870e23 Separate I$ and D$ interface signals that span clock cycles ...

For example, Decopuled[HellaCacheReq].bits.kill doesn't make sense,
since it doesn't come the same cycle as ready/valid.

2016-04-01 19:30:39 -07:00

rocket

Separate I$ and D$ interface signals that span clock cycles

2016-04-01 19:30:39 -07:00

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%