Palmer Dabbelt 50f61687de Work around Chisel3's lack of 0-width wires ...

This is super ugly, but it's necessary to get Chisel3 to compile.  Note
that this still fails simulations in Chisel3, so it might be wrong.

2016-03-14 22:50:37 -07:00

groundtest

Work around Chisel3's lack of 0-width wires

2016-03-14 22:50:37 -07:00

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%