riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
680 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
4c07aedfad
Go to file
Albert Ou 4c07aedfad Rewrite BRAMSlave to infer a single BRAM instance
2016-07-05 14:21:21 -07:00
uncore Rewrite BRAMSlave to infer a single BRAM instance 2016-07-05 14:21:21 -07:00