1
0
Files
rocket-chip/src/main/scala/tile/RocketTile.scala
Andrew Waterman e140893a01 Use 1-entry queue on processor-side E-channel
The cache can't sink a grant every cycle, so extra E buffering doesn't help.
2017-07-31 18:06:54 -07:00

11 KiB