riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
237 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
364a6de214
Go to file
Andrew Waterman 364a6de214 Use Mem instead of Vec[Reg]
2014-05-18 19:26:35 -07:00
uncore Use Mem instead of Vec[Reg] 2014-05-18 19:26:35 -07:00