Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
3546c8d133f9a0b0dc615e1cc401a89145224bb3
rocket-chip/src/main/scala
T
History
Andrew Waterman 3546c8d133 If any PMPs are supported, all CSRs exist
2017-03-30 00:36:23 -07:00
..
config
Configs: use a uniform syntax without Match exceptions (#507)
2017-01-13 14:41:19 -08:00
coreplex
get local interrupts out of the tile
2017-03-30 00:36:23 -07:00
diplomacy
GenerateBootROM: use compiled DTB
2017-03-24 18:18:01 -07:00
groundtest
Fix regression in groundtest DummyPTW
2017-03-28 00:56:14 -07:00
jtag
Add ucb-art/chisel-jtag (#612)
2017-03-26 18:03:21 -07:00
junctions
Fixed Hasti can't handle N masters to one slave #571 (#576)
2017-03-13 20:36:53 -07:00
regmapper
copyright: ran scripts/modify-copyright
2016-11-27 22:15:43 -08:00
rocket
If any PMPs are supported, all CSRs exist
2017-03-30 00:36:23 -07:00
rocketchip
get local interrupts out of the tile
2017-03-30 00:36:23 -07:00
tile
Don't use Vec as lvalue
2017-03-30 00:36:23 -07:00
uncore
tilelink2 Monitor: catch incorrect use of source ID
2017-03-27 16:30:46 -07:00
unittest
apb: put both aFlow options under regression
2017-03-16 15:36:14 -07:00
util
Util: Add ResetCatchAndSync for synchronous deassert of Async Reset (#615)
2017-03-27 03:29:07 -07:00
Powered by Gitea Version: 1.27.1 Page: 14ms Template: 5ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API