riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
842 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
31d17cbf86
Go to file
Andrew Waterman 31d17cbf86 Hard-wire LSB of JALR to 0, as sent to BTB
2015-03-21 00:16:34 -07:00
rocket Hard-wire LSB of JALR to 0, as sent to BTB 2015-03-21 00:16:34 -07:00