Andrew Waterman 31d17cbf86 Hard-wire LSB of JALR to 0, as sent to BTB

2015-03-21 00:16:34 -07:00

rocket

Hard-wire LSB of JALR to 0, as sent to BTB

2015-03-21 00:16:34 -07:00

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%