Andrew Waterman
3045b33460
remove second RF write port
load miss writebacks are treated like mul/div now.
Description
Languages
Scala
93.1%
C++
2.1%
Python
2%
Makefile
1.2%
Verilog
0.8%
Other
0.7%