riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
87 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
3045b33460
Go to file
Andrew Waterman 3045b33460 remove second RF write port 
load miss writebacks are treated like mul/div now.
2012-01-02 02:51:30 -08:00
rocket/src/main/scala remove second RF write port 2012-01-02 02:51:30 -08:00