This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
1e0aca7358
rocket-chip
/
src
/
main
/
scala
History
Wesley W. Terpstra
1e0aca7358
dcache: the high bit of s2_req.typ is the SIGN bit (not size) (
#455
)
2016-11-25 15:26:22 -08:00
..
coreplex
coreplex: CacheBlockOffsetBits was wrong!
2016-11-24 18:32:44 -08:00
diplomacy
tilelink2 Xbar: merge the AddressSets of fractured managers
2016-11-03 22:18:28 -07:00
groundtest
config: when modifying Parameters, subordinate lookups use top
2016-11-23 20:44:45 -08:00
junctions
rocketchip: remove GlobalAddrMap completely
2016-11-21 21:13:26 -08:00
regmapper
regmapper RegisterCrossing: safe AsyncQueues are overkill here
2016-10-14 18:28:31 -07:00
rocket
dcache: the high bit of s2_req.typ is the SIGN bit (not size) (
#455
)
2016-11-25 15:26:22 -08:00
rocketchip
periphery: a handy trait to turn-off ExtMem
2016-11-23 20:44:45 -08:00
uncore
diplomacy: include InternalNodes for AXI4 and TL
2016-11-23 20:44:45 -08:00
unittest
junctions: get unit tests running again
2016-11-18 17:38:46 -08:00
util
config: when modifying Parameters, subordinate lookups use top
2016-11-23 20:44:45 -08:00