This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
Files
17f7ab18dec66ff5635fded41e9db1a7886d1297
rocket-chip
/
vsim
/
Makefrag-verilog
Ben Keller
6be569be9f
Turn on the inferRW Firrtl pass
...
Without this, all of the memories wind up as two-ported.
2016-09-07 15:27:26 -07:00
2.7 KiB
Raw
Blame
History
View Raw
View Git Blame
Copy Permalink