riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
917 Commits 1 Branch 0 Tags
0bfb2962a63e8be9b09b0770257b1ce841214550
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Andrew Waterman 0bfb2962a6 Assume coh.isRead returns true for store-conditional 
This requires an uncore update.
2015-09-25 15:26:11 -07:00
rocket
Assume coh.isRead returns true for store-conditional
2015-09-25 15:26:11 -07:00
Description
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
13 MiB
Languages
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%