1
0
Fork 0
rocket-chip/src/main/scala/interrupts/Bundles.scala

13 lines
306 B
Scala

// See LICENSE.SiFive for license details.
package freechips.rocketchip.interrupts
import Chisel._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.util._
class SyncInterrupts(params: IntEdge) extends GenericParameterizedBundle(params)
{
val sync = Vec(params.source.num, Bool())
}