Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
ml507
rocket-chip/bootrom
T
History
Wesley W. TerpstraandGitHub 722b0d521f bootrom: also setup SBI a0+a1 for when we hang (#617)
This way a program started by the debugger still has the DTB handy.
2017-03-27 00:01:05 -07:00
..
.gitignore
generate BootROM contents from assembly code
2016-08-05 16:39:21 -07:00
bootrom.img
bootrom: also setup SBI a0+a1 for when we hang (#617)
2017-03-27 00:01:05 -07:00
bootrom.S
bootrom: also setup SBI a0+a1 for when we hang (#617)
2017-03-27 00:01:05 -07:00
linker.ld
bootrom: also setup SBI a0+a1 for when we hang (#617)
2017-03-27 00:01:05 -07:00
Makefile
bootrom: follow SBI (a0=hartid, a1=dtb)
2017-03-24 18:18:01 -07:00
Powered by Gitea Version: 1.27.1 Page: 13ms Template: 2ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API