riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
378 Commits 1 Branch 0 Tags
e6a13cdeba07b2ca3b7bdeb0b6fc196393681f89
Commit Graph
2 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Schuyler Eldridge b4cd8c5981 Fix vlsi_mem_gen for Python 2 or 3 2015-06-25 12:48:31 -07:00
Schuyler Eldridge a42832fc70 Fix fpga_mem_gen for Python 2 and 3 Environments 
Two quick fixes that enable fpga_mem_gen to work with either Python 2 or
Python 3:
* Change an `xrange` instance to `range`
* Wrap the arguments of a bare `print` in parentheses
 2015-06-25 11:03:33 -07:00