riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
5,044 Commits 1 Branch 0 Tags
e50d14415e0a2ca5b4349c17d1015542fac32c33
Commit Graph
1 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henry StylesandWesley W. Terpstra f7330028cc Add optional frontbus for peripherals mastering into SBus. Switch FF and Buffer order on non-tile masters into SBus. Buffer non-L2 side of splitter 2017-08-30 14:22:49 -07:00