riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
4,962 Commits 1 Branch 0 Tags
d5b62dffda92cd1e701062e4247c8ef877b0e15d
Commit Graph
1 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henry StylesandWesley W. Terpstra f7330028cc Add optional frontbus for peripherals mastering into SBus. Switch FF and Buffer order on non-tile masters into SBus. Buffer non-L2 side of splitter 2017-08-30 14:22:49 -07:00