rocket-chip

riscv

rocket-chip

Fork 0

Commit Graph

Author	SHA1	Message	Date
Wesley W. Terpstra	9bfd8c1cf5	TL2 WidthWidget (#258 ) * tilelink2 Narrower: support widenening and narrowing on all channels Be extra careful with the mask transformations We need to make sure that narrowing or widening do not cause a loss of information about the operation. The addr_hi+(mask\|addr_lo) conversions are now 1-1, except on D, which should not matter. * tilelink2 SRAM: work around firrtl SeqMem bug * tilelink2 WidthWidget: renamed from Narrower (it now converts both ways) * tilelink2 mask: fix an issue with width=1 data buses	2016-09-08 10:38:38 -07:00
Wesley W. Terpstra	d2421654c4	tilelink2: refactor address into addr_hi on ABC and addr_lo on CD We need addr_lo in order to properly convert widths. As part of the refactoring, move all methods out of the Bundles	2016-09-06 23:46:44 -07:00
Wesley W. Terpstra	4746cf00ce	tilelink2: move files to new uncore directory	2016-09-05 20:58:40 -07:00

Author

SHA1

Message

Date

Wesley W. Terpstra

9bfd8c1cf5

TL2 WidthWidget (#258 )

* tilelink2 Narrower: support widenening and narrowing on all channels

Be extra careful with the mask transformations

We need to make sure that narrowing or widening do not cause a loss
of information about the operation. The addr_hi+(mask|addr_lo) conversions
are now 1-1, except on D, which should not matter.

* tilelink2 SRAM: work around firrtl SeqMem bug

* tilelink2 WidthWidget: renamed from Narrower (it now converts both ways)

* tilelink2 mask: fix an issue with width=1 data buses

2016-09-08 10:38:38 -07:00

Wesley W. Terpstra

d2421654c4

tilelink2: refactor address into addr_hi on ABC and addr_lo on CD

We need addr_lo in order to properly convert widths.
As part of the refactoring, move all methods out of the Bundles

2016-09-06 23:46:44 -07:00

Wesley W. Terpstra

4746cf00ce

tilelink2: move files to new uncore directory

2016-09-05 20:58:40 -07:00

3 Commits